

MANAGING SYSTEM AND SYNCHRONIZATION METHOD FOR A PLURALITY OF VRM-TYPE MODULES

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates to a managing system and synchronization method for a plurality of voltage regulator module VRM-type modules.

 Specifically, the invention relates to a managing system for managing a plurality of VRMs, which are associated with a plurality of microprocessors and connected in parallel together between first and second voltage references, said VRMs having output
10 terminals connected together and arranged to communicate over a common bus, wherein said managing system comprises at least one error amplifier being input an output voltage signal from said plurality of VRMs, a reference voltage, and a droop voltage produced through an equivalent droop resistor receiving an output current signal from said plurality of VRMs and being connected to said common bus, said error amplifier effecting a
15 comparison of said input signals to generate a control voltage signal to said plurality of VRMs.

 The invention further relates to a method of synchronizing a plurality of VRMs associated with a plurality of microprocessors and connected in parallel together between first and second voltage references, said VRMs having output terminals connected
20 to a common bus line, and relates to a synchronization circuit implementing the method.

Description of the Related Art

 As is well known, supply sharing architectures offer a number of advantages in microprocessor-based systems. Such systems must be equipped with load current regulators, *e.g.*, of the so-called point-of-load type, to provide high levels of accuracy as
25 well as the dynamic load needed by the microprocessors.

However, VRMs (Voltage Regulator Modules) are used in place of the point-of-load regulators in up-to-date microprocessor architectures. VRMs afford effective voltage handling, and come with standard form factors to tailored specifications for different end user's requirements.

5 In particular, multiprocessor systems for such computers as Servers and Workstations employ a plurality of microprocessors to meet the requirements of these substrata. For internal voltage handling, the systems include one VRM for each microprocessor. In this way, the whole system is ensured adequate modularity and scale economy.

10 Multi-processor systems conventionally comprise a plurality of microprocessors, all connected to the same supply voltage and ground references, VDD and GND, respectively. It is sound practice to have all the microprocessors powered over a common supply-to-ground path, for improved speed and integrity of the interconnect signals between them.

15 In addition, VRMs usually have output terminals on a common plane. Thus, a managing method is demanded to equalize the load among them, especially to apportion them the load current equally for proper operation of the parallel connection.

It should be considered, in this respect, that processing units (CPU) comprising such microprocessors draw different current levels according to their working
20 conditions. Thus, by controlling the current distribution through equalized VRM load levels, a higher degree of reliability from reduced terminating peaks of the individual VRMs and improved response to load transients can be achieved.

For such multi-processor systems to operate properly, it should be possible to have the VRMs inter-related operatively under all working conditions, such as at initial
25 turn-on (start-up, soft-start), operation of module-protecting mechanisms (*e.g.*, in overload OCP or overvoltage OVP situations), and re-initializing and short-circuiting of the cascaded module output plane (HICCUP).

Known are two different basic techniques for paralleling a plurality of VRMs, namely the master-slave and the average current sharing methods.

In particular, a conventional current managing system for VRMs as above, using a current sharing technique, is described in an article “Current Sharing Technique for VRMs” by M. Walters, Intersil Corp., May 2000, and shown schematically in Figure 1.

According to that article, each VRM 1 includes a managing system 2, itself
5 including an error amplifier 3.

The error amplifier 3 is input an output voltage signal V_{out} from the VRM 1 and a reference voltage V_{ref} , and will compare them to generate a control voltage signal $V_{control}$ to VRM 1.

In particular, the error amplifier 3 has its input connected to a first summing
10 node $X1$ that receives the reference voltage V_{ref} as a positive addend, and receives a droop voltage V_{droop} , a control voltage V_{share} , and a total voltage V_{tot} resulting from the summation, performed in a second summing node $X2$, of the output voltage signal V_{out} from the VRM 1, and a supply voltage reference such as a ground voltage GND .

The managing system 2 includes an equivalent droop resistor R_{droop}
15 receiving an output current signal I_{out} from the VRM 1 and being connected to supply the droop voltage V_{droop} to the first summing node $X1$.

In addition, the output current signal I_{out} from the VRM 1 is passed into a first control resistor R_{share1} arranged to supply a first local control or share voltage V_{ls1} to a third summing node $X3$, which is connected to a controller 4 adapted to supply the
20 control voltage V_{share} to the first summing node $X1$.

The third summing node $X3$ is input, as a negative addend, a second local control voltage V_{ls2} from a second control resistor R_{share2} connected, in series with said first control resistor R_{share1} , to a current sharing bus 5.

Let us see now how the conventional managing system 2 shown in Figure 1
25 operates.

The information in the output current I_{out} from the VRM 1 is used to shift the reference for the control loop proportionally to the load (the so-called voltage positioning) through the equivalent droop resistor R_{droop} . Also, the output current I_{out} is converted into voltages V_{ls1} , V_{ls2} by means of the control resistors R_{share1} , R_{share2} , and

is used in the current sharing loop of the managing system 2 that includes the controller 4 and the error amplifier 3.

Within each module 1, the first local control voltage V_{ls1} is taken to the common bus 5 through the second control resistor R_{share2} . Thus, the voltage on this bus is made proportional to the average current of all modules 1, and the voltage difference V_{ls2} across the second control resistor R_{share2} proportional to the difference between the current of the individual modules 1 and said average current.

This information about the individual modules 1 with respect to the mean of all modules is passed to the controller 4, and through the first summing node $X1$, onward to the error amplifier 3, whose output error signal is used, following appropriate amplification and filtering in a conventional manner, to shift the feedback of the error amplifier 3 and generate the control voltage signal $V_{control}$.

Therefore, the regulated output voltage signal V_{out} from each module 1 will be:

$$V_{out} = V_{ref} - V_{droop} - V_{share}.$$

It should be further noted that the droop voltage V_{droop} is proportional to the output current signal I_{out} , and the control voltage V_{share} is proportional to the ratio $I_{load}/N \cdot I_{out}$, where N is the number of VRMs 1 in parallel within the microprocessor system, and I_{load} is the load current.

In conclusion, the control voltage V_{share} allows unbalance among the various VRMs 1 to be adjusted in order that their output currents are equalized.

While advantageous on several counts, this prior solution has a number of drawbacks. Specifically, the sums of the internal VRM signals must be performed by voltage and require the availability of amplifiers, which deteriorates the dynamic response and precision of the VRMs 1 as well as of the microprocessor system as a whole.

Using additional resistors to perform the sums in a passive manner would lower the individual contributions, so that pre-amplification becomes necessary and the construction of the managing system 2 becomes more complicated.

Multi-processor systems having a plurality of VRMs also pose the problem of how to synchronize the individual VRMs in parallel, which problem grows in importance with the number of modules.

BRIEF SUMMARY OF THE INVENTION

5 An embodiment of this invention provides a system for managing a plurality of VRMs associated with a multi-processor system, which system has appropriate structural and functional features to overcome the limitations and drawbacks of the prior art.

10 The system uses an internal control voltage to modify the droop voltage, and with it the control voltage signal of each VRM.

The features and advantages of the system and the method according to the invention will appear from the following description of embodiments thereof, given by way of non-limitative examples with reference to the accompanying drawings.

15 BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

In the drawings:

Figure 1 shows schematically a VRM managing system according to the prior art;

Figure 2 shows schematically a VRM managing system according to the invention;

Figure 3 shows schematically an embodiment of the system of Figure 2;

Figure 4 illustrates schematically a VRM synchronizing method of the invention; and

Figure 5 shows schematically an embodiment of a synchronization circuit using the method of Figure 4.

Figure 6 shows schematically a system that includes plural VRMs according to an embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

With reference in particular to Figure 2 of the drawings, a system for managing a plurality of VRMs, according to this invention, is generally shown at 10 in schematic form.

5 The same reference numerals are used, for clarity reasons, to denote structurally and functionally identical elements with those of the state-of-art managing system shown in Figure 1.

The managing system 10 for managing a plurality of VRMs 1 includes an error amplifier 3, which is input an output voltage signal V_{out} from each VRM 1 and a
10 reference voltage V_{ref} .

The error amplifier 3 effects a comparison of the signals input thereto and generates a control voltage signal $V_{control}$ to the VRM 1.

In particular, the error amplifier 3 has its input connected to a first summing node X1, which node receives the reference voltage V_{ref} as a positive addend, and receives
15 a total voltage V_{tot} resulting from the summation performed in a second summing node X2 of the output voltage signal V_{out} from VRM 1 and a supply voltage reference such as a ground GND, and a droop voltage V_{droop} as negative addends.

The managing system 10 further includes an equivalent droop resistor R_{droop} , which receives an output current signal I_{out} from VRM 1 and is connected to
20 supply the droop voltage V_{droop} to the first summing node X1.

The output current signal I_{out} from VRM 1 is also sent to a first control resistor R_{share1} , which is arranged to supply a first local control or share voltage V_{ls1} to a third summing node X3, itself connected to a controller 4.

The third summing node X3 is input, as a negative addend, a second local
25 control voltage V_{ls2} derived from a second control resistor R_{share2} , the latter being connected, in series with said first control resistor R_{share1} , to a common or current-sharing bus 5.

Advantageously, the controller 4 is input the control voltage V_{share} , and outputs an internal control current I_{share} directly to the equivalent droop resistor R_{droop} .

Shown in Figure 3 is an embodiment of the managing system 10, which is given by way of non-limitative example, the possibility of introducing design alterations and component substitutions being apparent to the skilled ones in the art.

The managing system 10 includes an error amplifier 3 having a first input terminal I1 to receive the reference voltage Vref and an output terminal OUT, the latter being feedback-connected to a second input terminal I2 through a capacitor C.

The second input terminal I2 is also connected to an internal circuit node Y, which receives both a droop current Idroop, *i.e.*, a proportional current to the load of VRM 1 and hence to the output current Iout, and an internal control current Ishare, the sum of these currents (Idroop+Ishare) being passed through a feedback resistor Rfb.

Advantageously, the internal circuit node Y is also connected to the compensating sub-system 4, which includes a compensation resistor Rc to receive the sum of the control voltage Vshare and the reference voltage Vref. The sum of the control voltage Vshare and the reference voltage Vref is produced by an error amplifier 11 with a first resistor R₁ feedback-connected between an output and an inverting input of the error amplifier 11. A second resistor R₂ is connected between the inverting input and the second local control voltage Vls2, a third resistor R₃ is connected between a non-inverting input of the error amplifier 11 and the first local control voltage Vls1, and a fourth resistor R₄ is connected between the non-inverting input and the second input terminal I2 of the error amplifier 3. It will be appreciated that, under static conditions, the input terminals I1, I2 of the error amplifier 3 are at the same voltage Vref, and thus, the non-inverting terminal of the amplifier 11 could be connected to either of the input terminals I1, I2. The resistors R₁-R₄ may have the same resistance value which is chosen to be high in one embodiment so that the connection between the non-inverting terminal of the amplifier 11 and the second input terminal of the amplifier 3 does not affect the signal currents Idroop and Ishare.

In this case, the regulated output voltage signal Vout from each VRM 1 is given as:

$$V_{out} = V_{ref} - I_{droop} \cdot R_{fb} - V_{share} \cdot R_{fb} / R_c,$$

where:

$$R_{\text{droop}} = I_{\text{droop}} * R_{\text{fb}} / I_{\text{out}} \text{ and } I_{\text{share}} = V_{\text{share}} / R_{\text{c}}$$

are always true.

In other words, the equivalent droop resistance R_{droop} is equal to the
5 feedback resistance R_{fb} multiplied by the read current factor of the VRM ($I_{\text{droop}}/I_{\text{out}}$).

It should be noted that the value of the droop current I_{droop} is proportional to the value of the output current signal I_{out} from VRM 1, while the control voltage V_{share} is proportional to the ratio $I_{\text{load}}/N - I_{\text{out}}$, where N is the number of cascaded VRMs 1.

Let us see now the operation of the managing system 10 for managing a
10 plurality of cascaded VRMs.

Unlike prior solutions, the control voltage V_{share} , *i.e.*, the error signal from the control or current sharing loop acts to modify the droop current I_{droop} , as shown clearly in Figure 3.

Thus, the managing system 10 has an advantage in that it performs sums on
15 current signals rather than voltage signals as in prior systems. In this way, the need for amplifiers, which would debase the dynamic range and accuracy of the whole system, is removed, and no additional resistors are required in order to provide a passive type of summing, which would make the system more complicated.

However, for the cascaded VRMs 1 to operate properly in a multi-processor
20 system, the modules must be suitably synchronized.

Advantageously, a method of synchronizing a plurality of VRMs in a multi-processor system, which method makes use of the voltage level on the current sharing bus 5, and a synchronization circuit carrying out the method will now be described.

In particular, the range of a voltage V_{BUS} provided to the common bus 5 is
25 divided into discrete sub-ranges, each corresponding to a different working condition of the multi-processor system, as shown schematically in Figure 4.

Figure 5 shows schematically an embodiment of a synchronization circuit
12 according to the invention, the circuit being connected to the current sharing bus 5 to monitor the voltage thereon.

The synchronization circuit 12 comprises basically a “high” comparator 13 and a “low” comparator 14 having a high tripping threshold V_{thH} and a low tripping threshold V_{thL} , respectively, and is integrated to each VRM 1.

In particular, the voltage range on the common bus 5 is divided into a first sub-range (I) of values lying below the low tripping threshold V_{thL} , a second sub-range (II) of values lying between the low tripping threshold V_{thL} and the high tripping threshold V_{thH} , and a third sub-range (III) of values lying above the high tripping threshold V_{thH} , *i.e.*:

$$(I) \quad V_{BUS} < V_{thL}$$

$$(II) \quad V_{thL} < V_{BUS} < V_{thH}$$

$$(III) \quad V_{BUS} > V_{thH}.$$

Notice that first (A) and second (B) transition ranges are also provided to accommodate suitable tolerances in those values of the bus voltage V_{BUS} .

As explained in detail hereinafter, these sub-ranges correspond to different working conditions of the VRMs 1, namely:

(I) situations of overload OCP, or short-circuit HICCUP, or overvoltage OVP;

(II) normal operation;

(III) start-up phase.

Let us review now the synchronizing method under the various working conditions.

1. In the initial or start-up situation, the cascaded VRMs 1 may enter the soft-start procedure at different times due to delays in the rising times of the respective supply references, and to internal mismatching.

With no synchronization of the voltage rising ramps on the common bus 5 at start-up, one module could enter the turn-on phase ahead of the others, resulting in the appearance of a large loop-back current in the late modules.

Advantageously, a line CSBUS in the common bus 5 is pulled high, *i.e.*, the voltage VBUS is pulled above the high tripping threshold V_{thH} of the “high” comparator 13, by synchronizing the start-up phases of the plural VRMs 1, as follows:

each VRM 1, before entering the soft-start phase, pulls the internal
5 line high that corresponds to the first local control or share voltage V_{ls1} , *i.e.*, pulls it to a voltage above the high tripping threshold V_{thH} ;

since the voltage VBUS on the common bus 5 is the mean of the local control voltages V_{ls1} , the line CSBUS will go high ($VBUS > V_{thH}$) only when all the cascaded VRMs 1 are ready to enter the soft-start phase, this occurrence being indicated by
10 the comparator 13;

at this stage, and based upon the indication provided by the comparator 13, all the VRMs will enter the soft-start phase simultaneously, at the same time as they release the line of the local control voltage V_{ls1} , thereby enabling the current-sharing loop to find a value for the control voltage V_{share} , as shown in Figure 2, in the
15 normal operating range (II).

The start-up phase corresponds, therefore, to the third sub-range (III) of the bus voltage VBUS. During this phase, the “high” comparator 13 will be ‘on’.

2. During the overload phase OCP, that VRM 1 which has detected a current overload is to transmit this information to the other VRMs 1 connected in parallel
20 to the common bus 5, so as to prevent them from also entering a condition of overload OCP, or short-circuit HICCUP, or coming to grief.

Advantageously, a VRM will transmit the overload OCP or short-circuit HICCUP condition to the other cascaded modules by forcing the line CSBUS down, *i.e.*, by pulling the bus voltage VBUS below the low tripping threshold V_{thL} . In particular, the
25 bus voltage VBUS is pulled to ground GND.

For the purpose, all the VRMs 1 would, upon an indication from the comparator 14 of the occurrence of a condition of overload OCP or short-circuit HICCUP, activate ordinary protection techniques.

3. When the overload condition OCP or the short-circuit condition HICCUP is followed by a re-initialization procedure, *i.e.*, an attempt to re-start the system by a soft-start procedure, the synchronization of the various VRMs 1 will take place according to the same procedure as for the initial or start-up situation.

5 Advantageously, the re-initialization procedure would start upon a VRM 1 under an overload condition OCP or a short-circuit condition HICCUP releasing the line CSBUS to allow it to revert to the normal voltage range, *i.e.*, the range between the low tripping threshold V_{thL} and the high tripping threshold V_{thH} .

10 Upon the “low” comparators 14 being operated, the VRMs 1 are re-started using the soft-start procedure and synchronized same as for the start-up procedure.

It is optionally possible to set a number a re-initialization and start-up attempts after which any subsequent attempts would be fruitless and a faulty condition (FAULT) would be indicated as explained here below.

15 4. On entering an overvoltage condition OVP, or after a number of attempts at re-initializing following a short-circuit situation HICCUP, the VRM stop operating.

A VRM would stay in the entered condition until the supply references of the host multi-processor system are pulled down and then up again (FAULT).

20 With several VRMs working in parallel, as one of them detects an overvoltage OVP, it creates a path in parallel with the CPU load by holding in the ‘on’ state its low-side transistor. Thus, the current in the other VRMs is bound to increase and create an uncontrolled current that will flow through said low-side transistor, held permanently ‘on’, in an attempt to protect the CPU.

25 Advantageously, the indication of a faulty condition FAULT is given through the line CSBUS being pulled by the overvoltage module to the same level as that used above for indicating the overload condition OCP or short-circuit condition HICCUP, *i.e.*, to ground GND.

In this case, however, the line CSBUS would only be released after the supply references are pulled down and then up again (FAULT), *i.e.*, no subsequent automatic re-initializing step is provided.

In conclusion, the VRM managing system 10 and the synchronization
5 method using the common bus 5 ensure inter-related operability for the VRMs and, therefore, proper operation of the host multi-processor system.

Shown schematically in Figure 6 is a system that includes plural VRMs 1, 1' coupled together to drive a load with a current Iload according to an embodiment of the invention. The VRMs 1, 1' are also connected to the line CSBUS of the common bus 5
10 such that each VRM receives the voltage Vbus as the second local control voltage Vls2.

Changes can be made to the invention in light of the above detailed description. In general, in the following claims, the terms used should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims, but should be construed to include all methods and devices that are in accordance
15 with the claims. Accordingly, the invention is not limited by the disclosure, but instead its scope is to be determined by the following claims and the equivalents thereof.